

PATENT

AMENDMENTS TO THE CLAIMS

Please amend the claims as indicated in the following listing of all claims:

1. (Original) A method of managing power consumption in a computing system having a plurality of performance states, including a maximum performance state and a plurality of other performance states that provide successively less performance capability for an integrated circuit, the method comprising:

determining utilization of the integrated circuit;  
comparing the determined utilization to a threshold utilization value; and  
if the determined utilization is above the threshold utilization value, entering a predetermined performance state as a next performance state, skipping any performance states between a current performance state and the predetermined performance state.

2. (Original) The method as recited in claim 1 wherein the predetermined performance state is a maximum performance state.

3. (Original) The method as recited in claim 1 wherein the predetermined performance state is a near maximum performance state.

4. (Currently Amended) The method as recited in claim 1 further comprising:  
comparing the integrated circuit CPU utilization to a second threshold utilization value;  
and  
if the integrated circuit CPU utilization is below the second threshold utilization value,  
entering a next lower performance state as the next performance state.

5. (Currently Amended) The method as recited in claim 1 further comprising:  
comparing the integrated circuit CPU utilization to a second threshold utilization value;  
if the integrated circuit CPU utilization is below the second threshold utilization value,  
entering a lower performance state as the next performance state, the lower

## PATENT

performance state being determined according to integrated circuit CPU utilization.

6. (Original) The method as recited in claim 4 wherein the performance state is lowered by reducing at least one of the voltage and frequency.

7. (Original) The method as recited in claim 1 wherein the performance state is reduced by reducing both voltage and clock frequency of the integrated circuit.

8. (Original) The method as recited in claim 1 wherein determining the utilization is done periodically.

9. (Original) The method as recited in claim 1 wherein the integrated circuit includes a central processing unit.

10. (Original) A computing system comprising:  
an integrated circuit having multiple performance states including a maximum performance state and multiple lesser performance states;  
wherein the computing system is operable to determine utilization of the integrated circuit; and  
wherein the computing system is operable to change from a current performance state to a target performance state, skipping any performance states between the current performance state and the target performance state, in response to a determination that the utilization is above a threshold utilization value, the target performance state being the same for all performance increases.

11. (Original) The computing system as recited in claim 10 further comprising:  
a first instruction sequence operable on the integrated circuit to determine utilization of the integrated circuit; and  
a second instruction sequence operable on the integrated circuit operable to change from a current performance state to a target performance state, skipping any performance states between the current performance state and the target

## PATENT

performance state, in response to a determination that the utilization is above a threshold utilization value, the target performance state being the same for all performance increases.

12. (Original) The computing system as recited in claim 10 wherein the target performance state is a near maximum performance state.
13. (Original) The computing system as recited in claim 10 wherein the target performance state is the maximum performance state.
14. (Original) The computing system as recited in claim 10 wherein each of the performance states is defined by a unique voltage and frequency combination.
15. (Original) The computing system as recited in claim 10 wherein the integrated circuit includes a central processing unit (CPU).
16. (Original) The computing system as recited in claim 11 further comprising:  
a third instruction sequence operable to change operation of the integrated circuit from  
the current performance state to a target lower performance state in response to a  
determination that the utilization is below a second threshold utilization value.
17. (Original) The computing system as recited in claim 16 wherein the target lower performance state is one of a plurality of lower performance states determined according to CPU utilization.
18. (Original) The computing system as recited in claim 16 wherein the lower performance state is always a next lower performance state.
19. (Original) A computing system comprising:  
an integrated circuit having multiple performance states;  
means for determining utilization of the integrated circuit; and

## PATENT

means for comparing the utilization to a first threshold utilization value and for always changing operation from a current performance state to a same predetermined performance state regardless of the current performance state, in response to a determination that the utilization is above a threshold utilization value.

20. (Original) The computing system as recited in claim 19 wherein the predetermined performance state is a maximum performance state.
21. (Original) The computing system as recited in claim 19 further comprising:  
means for determining that the utilization is below a second threshold value and for always changing operation of the integrated circuit from the current performance state to a next lowest performance state in response to a determination that the utilization is below a second threshold utilization value.
22. (Original) The computing system as recited in claim 19 further comprising:  
means for determining that the utilization is below a second threshold value and for changing operation of the integrated circuit from the current performance state to a lower performance state in response to a determination that the utilization is below a second threshold utilization value, the lower performance state being determined according to the integrated circuit utilization.
23. (Original) A computer program product encoded on a computer readable medium comprising:  
a first instruction sequence operable on a processor having multiple performance states to determine utilization of the processor; and  
a second instruction sequence operable to change from a current performance state to a target performance state, skipping any performance states between the current performance state and the target performance state, in response to a determination that the utilization is above a threshold utilization value, the target performance state being the same for all performance increases.
24. (Original) The computer program product as recited in claim 23,

## PATENT

wherein the computer readable medium is selected from the set of a disk, tape or other magnetic, optical, electronic storage medium, network, wireline, wireless or other communications medium.

25. (Original) The computer program product as recited in claim 23 wherein the target performance state is one of a maximum performance state and a near maximum performance state.

26. (Original) The computer program product as recited in claim 23 further comprising:

a third instruction sequence operable to change operation of the processor from the current performance state to a target lower performance state in response to a determination that the utilization is below a second threshold utilization value.

27. (Original) The computer program product as recited in claim 26 wherein the target lower performance state is one of a plurality of lower performance states determined according to CPU utilization.

28. (Original) The computer program product as recited in claim 26 wherein the lower performance state is always a next lower performance state.